

[illegible]

A method and algorithms for creating correct-by-construction interconnections  
5 among complex intellectual property (IP) cores with hundreds of pins. The methods  
contemplated herein significantly reduce the time, complexity and potential for errors  
associated with systems-on-chip (SoC) integration.